Inductance Aware Interconnect Scaling
نویسندگان
چکیده
This paper introduces a new global-tier interconnect scaling scheme which ensures that inductance effects do not start dominating the overall interconnect performance. It is shown that for unscaled global lines, inductance effects increase as technology scales while for the scaling scheme proposed by ITRS [1], interconnects become extremely resistive and, while inductance effects diminish with scaling but the performance, specifically, delay per unit length, degrades with scaling. The effect of the proposed global interconnect scaling scheme on optimized driver size, interconnect length, delay per unit length and total buffer area is quantified and compared with the unscaled and the ITRS cases. It is shown that the proposed scaling scheme improves the delay per unit length without degrading inductive effects or increasing buffer area with scaling.
منابع مشابه
An Interconnect Scaling Scheme with Constant On-Chip Inductive Effects
This paper introduces a new global-tier interconnect scaling scheme which ensures that inductance effects do not start dominating the overall interconnect performance. It is shown that for unscaled global lines, inductance effects increase as technology scales while for the scaling scheme proposed by ITRS [1], interconnects become extremely resistive and, while inductance effects diminish with ...
متن کاملAnalysis of on-chip inductance effects for distributed RLC interconnects
This paper introduces an accurate analysis of on-chip inductance effects for distributed interconnects that takes the effect of both the series resistance and the output parasitic capacitance of the driver into account. Using rigorous first principle calculations, accurate expressions for the transfer function of these lines and their time-domain response have been presented for the first time....
متن کاملA Fast Transient Simulation Strategy by Positively Utilizing On-Chip Inductance
With the progress of semiconductor manufacturing technology, the number of transistors integrated in one chip reaches more than 1 billion. The speeding-up of the operating frequency and the scaling of the fabrication process expose many problems, such as the interconnect delay due to the parasitic capacitance, inductance and resistance, and the manufacturing variation. Therefore, physical desig...
متن کاملOn-chip inductance cons and pros
This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the undesirable effects of on-chip inductance are higher interconnect coupling noise and substrate coupling, challenges for accurate extraction, the required modifications of the infrastructure of CAD tools, and the inevitably slowe...
متن کاملDesign and Measurement of an Inductance-Oscillator for Analyzing Inductance Impact on On-Chip Interconnect Delay
A newly devised inductance-oscillator (iOSC) has been developed which evaluates inductance impact on on-chip interconnect delay. iOSC is a ring oscillator which is comprised of a set of wires each with different loop inductance and accurate on-chip counter. The equivalent distance to the nearest ground grid, which serves as the current return path, is varied to control wire inductance. A test c...
متن کامل